1. Frustaci F., Lanuzza M., Zicari P., Perri S., andCorsonello P.Designing high-speed adders in power-constrained environments. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 2, pp.172-176, 2009. 2. Pal, A, 2014. Low-power VLSI circuits and systems. Springer. 3. Mohanty B.K.Efficient fixed-width adder-tree design. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 2, pp.292-296, 2018. 4. Purohit, S. and Margala, M.Investigating the impact of logic and circuit implementation on full adder performance. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 7, pp.1327-1331, 2011 5. Zimmermann, R. and Fichtner, W.Low-power logic styles: CMOS versus pass-transistor logic. IEEE journal of solid-state circuits, vol. 32, no. 7, pp.1079-1090, 1997 6. Jiang Y.,Al-Sheraidah, A., Wang, Y., Sha, E. and Chung, J.G. A novel multiplexer-based low-power full adder. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, no. 7, pp. 345-348, 2004 7. Harris, D. and Weste, N.Cmos vlsi design. ed: Pearson Education, Inc, 2010. 8. Maeen, M., Foroutan, V. and Navi, K.On the design of low power 1-bit full adder cell. IEICE Electronics Express, vol. 6, no. 16, pp.1148-1154, 2009 9. Rabaey, J.M., Chandrakasan, A.P. and Nikolic, B.Digital integrated circuits, Englewood Cliffs: Prentice hall, vol. 2, 2002. 10. Lee, P.M., Hsu, C.H. and Hung, Y.H. Novel 10-T full adders realized by GDI structure. In2007 International Symposium on Integrated Circuits, IEEE, pp. 115-118, 2007 11. Hasan M., Hossein M.J., Hossain M., Zaman H.U. and Islam S.Design of a scalable low-power 1-bit hybrid full adder for fast computation. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 8, pp. 1464-1468, 2019 12. Shams, A.M., Darwish, T.K. and Bayoumi, M.A.Performance analysis of low-power 1-bit CMOS full adder cells. IEEE transactions on very large scale integration (VLSI) systems, vol. 10, no. 1, pp.20-29, 2002. 13. Alioto M.,Di Cataldo, G. and Palumbo, G. Mixed full adder topologies for high-performance low-power arithmetic circuits. Microelectronics Journal, vol. 38, no. 1, pp.130-139, 2007 14. Aguirre-Hernandez, M. and Linares-Aranda, M. CMOS full-adders for energy-efficient arithmetic applications. IEEE transactions on very large scale integration (VLSI) systems, vol. 19, no. 4, pp.718-721, 2010 15. Vesterbacka, M. A 14-transistor CMOS full adder with full voltage-swing nodes. In1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No. 99TH8461), IEEE, pp. 713-722, 1999. 16. Chang, C.H., Gu, J.M. and Zhang, M.A review of 0.18-µm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr.(VLSI) System., vol. 13, no. 6, pp. 686-695, 2005. 17. Goel, S., Kumar, A. and Bayoumi, M.A.Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 12, pp. 1309-1321, 2006 18. Shams, A.M. and Bayoumi, M.A.A novel high-performance CMOS 1-bit full-adder cell. IEEE Transactions on circuits and systems II: Analog and digital signal processing, vol. 47, no. 5, pp. 478-481, 2000. 19. T. L. Floyd, Digital Fundamentals, Pearson, New York, 11th ed, 2015. 20. Nafeez V., Swamy R. and Sunil M.P., A Novel 3T XOR Gate Design for an Ultra-Low Power Application using 45nm Technology. In2016 International Conference on Innovations ininformation Embedded and Communication Systems (ICIIECS'16). |