Implementation of Normal Urdhva Tiryakbhayam Multiplier in VLSI

doi:10.23940/ijpe.21.06.p3.511518

Abstract

Abstract: Presently, low-power VLSI configuration is pulling in all the electronic gadgets since power turned into a significant basis in planning. Today, practically the entirety of the electronic gadgets is being utilized in battery reinforcement for compactness and comfort. This low force utilization will likewise help in decreasing heat dissipation in such electronic gadgets bringing about wide and long use. Multipliers are utilized generally in advanced sign handling applications. An effective plan of the multiplier has been planned. Since multipliers are an essential part of a large portion of electronic gadgets. A mix of the multiplier is dependent on the specific boundaries like area, speed, and power in which VLSI configuration should be concentrated. In this paper, the normal VLSI multiplier architecture has been implemented for 2×2, 4×4, 8×8, 16×16, and 32×32 bits using a conventional logic gate. The performance is evaluated by the power, delay, and area of each multiplier circuit design. Simulations are carried out for series target boards and results are compared with multipliers implemented with other VLSI multiplier architecture.

Key words: VLSI, Vedic multiplier, Urdhva Tiryakbhayam, CMOS, power, delay, area

V. Nandhini and K. Sambath. Implementation of Normal Urdhva Tiryakbhayam Multiplier in VLSI [J]. Int J Performability Eng, 2021, 17(6): 511-518.

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

References

1. Swami J., Krisna S. B., Maharaja T., Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda, Delhi (1965). Motilal Banarsidass, Varanasi, India, 1987.
2. Mano M.M.,Computer System Architecture, 3rd edition, pp. 346-348 Prentice-Hall, New Jersey, USA, 1993.
3. Thapliyal, H. and Arabnia, H.R., A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics. In ESA/VLSI (pp. 434-439), June 2004.
4. Ashwath, M. and Premananda, B.S., Signed Fixed-Point Multiplier for DSP Using Vertically and Crosswise Algorithm. In2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT), pp. 1-6, IEEE, July 2013.
5. Tiwari H.D., Gankhuyag G., Kim C.M., andCho Y.B., Multiplier Design Based on Ancient Indian Vedic Mathematics. In 2008 International SoC Design Conference, Vol. 2, pp. II-65, IEEE. November 2008.
6. Chidgupkar, P.D. and Karad, M.T., The Implementation of Vedic Algorithms in Digital Signal Processing. Global J. of Engng. Educ,8(2), pp.153-158, 2004.
7. Thapliyal, H. and Srinivas, M.B., High Speed Efficient N x N Bit Parallel Hierarchical Overlay Multiplier Architecture Based on Ancient Indian Vedic Mathematics.Enformatika Trans, 2, pp.225-228, 2004.
8. Dhillon, H.S. and Mitra, A. A., Reduced-Bit Multiplication Algorithm for Digital Arithmetic.International Journal of Computational and Mathematical Sciences, 2(2), 2008.
9. Yogendri and Gupta, A.K., Design of High Performance 8-Bit Vedic Multiplier. In2016 International Conference on Advances in Computing, Communication, & Automation (ICACCA)(Spring), pp. 1-6, IEEE, April 2016.
10. Patil H.P., andSawant S.D., FPGA Implementation of Conventional and Vedic Algorithm for Energy Efficient Multiplier. In2015 International conference on energy systems and applications, pp. 583-587, IEEE, 2015
11. Sharma R., Kaur M., andSingh G., Design and FPGA implementation of Optimized 32-Bit Vedic Multiplier and Square Architectures. In2015 International Conference on Industrial Instrumentation and Control (ICIC), pp. 960-964, IEEE., May 2015.
12. Kumar U.P., Goud A.S., andRadhika., A. FPGA Implementation of High Speed 8-Bit Vedic Multiplier Using Barrel Shifter. In2013 International Conference on Energy Efficient Technologies for Sustainability, pp. 14-17, IEEE, April 2013.
13. Dixit H.V., Kasat P.S., Balwaik R., andJeyakumar A. A., Parallel Pipelined Approach to Vedic Multiplier for FPGA implementation. InFourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012), pp. 284-287, Bangalore, India, 2012.
14. Paramasivam, M.E. and Sabeenian, R.S., An Efficient Bit Reduction Binary Multiplication Algorithm Using Vedic Methods. In2010 IEEE 2nd International Advance Computing Conference (IACC), pp. 25-28, IEEE, February 2010
15. Premananda B.S., Pai S.S., Shashank B., andBhat S.S., Design and Implementation of 8-Bit Vedic Multiplier. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering,2(12), pp.5877-5882, December 2013
16. Mehta, P. and Gawali, D., Conventional Versus Vedic Mathematical Method for Hardware Implementation of A Multiplier. In2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies, pp. 640-642, IEEE, December 2009.
17. More, T.V. and Panat, A.R., FPGA Implementation of FFT Processor Using Vedic Algorithm. In 2013 IEEE International Conference on Computational Intelligence and Computing Research (pp. 1-5). IEEE, December 2013.
18. Anjana R., Abishna B., Harshitha M.S., Abhishek E., Ravichandra V., andSuma M.S., Implementation of Vedic Multiplier Using Kogge-Stone Adder. In2014 International Conference on Embedded Systems (ICES), pp. 28-31, IEEE, July 2014.
19. Sangani H., Modi T.M., andBhaaskaran V.K., Low Power Vedic Multiplier Using Energy Recovery Logic. In2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp. 640-644, IEEE, September 2014.

[1]	S. Rooban, N. Subbulakshmi, and Y. Poorna Vamsi. Low Power Circuit Design for Dynamic Comparator [J]. Int J Performability Eng, 2021, 17(5): 444-450.
[2]	Uma Maheshwar Janniekode, Rajendra Prasad Somineni, and C.D. Naidu. Design and Performance Analysis of 6T SRAM Cell in Different Technologies and Nodes [J]. Int J Performability Eng, 2021, 17(2): 167-177.
[3]	Caiming Zhang, and Weina Fu. Optimal Model for Patrols of UAVs in Power Grid under Time Constraints [J]. Int J Performability Eng, 2021, 17(1): 103-113.
[4]	Xinghe Ma and Dengkui Zhang. Noise Reduction of Partial Discharge Signal of High Voltage Cable based on VMD [J]. Int J Performability Eng, 2020, 16(8): 1193-1202.
[5]	Hui Chen and Wuyin Jin. Improved Pseudo-Random Excitation Method for Passive Suspension of Half Vehicle System [J]. Int J Performability Eng, 2020, 16(6): 930-940.
[6]	Ravi Shankar Mishra and Sandeep Dhariwal. Delay Reduction by Implementation of Voltage-Controlled Ring Oscillator with Reverse Substrate Bias [J]. Int J Performability Eng, 2020, 16(3): 325-332.
[7]	Beiyi Wang, Xiaohong Zhang, and Haibin Wu. Realization of Sewage Treatment Control System based on Fieldbus [J]. Int J Performability Eng, 2020, 16(3): 375-382.
[8]	Lian Yu, Lei Zhang, Cong Tan, Bei Zhao, Chen Zhang, and Lijun Liu. Repeatedly Coding Inter-Packet Delay for Tracking Down Network Attacks [J]. Int J Performability Eng, 2020, 16(2): 265-283.
[9]	Yan Li, Jingyuan Liu, Da Wang, Yue Lan, Zhao Hai, Tingting Zheng. Application of Double-Layer Optimization Model in Energy Storage Configuration of Distributed Power [J]. Int J Performability Eng, 2020, 16(12): 1949-1956.
[10]	Xusheng Yang, Lizhen Wu and Xiaohong Hao. Unbalanced Harmonics under Hierarchical Control of Distributed Network Algorithm [J]. Int J Performability Eng, 2020, 16(11): 1708-1720.
[11]	Yingfei Zhang, Gongpeng Zhang, Ruixin Wang, and XiaoBing Hu. Multi-Agent based Simulation Modelling for Passenger Flow Emergency Evacuation in Scenic Spots [J]. Int J Performability Eng, 2020, 16(10): 1674-1684.
[12]	Lu Wang, Haojie Yang, Lan Wu, and Chenglin Wen. Design of Body Surface Injury Area Measurement System based on the Optimized FCM Algorithm [J]. Int J Performability Eng, 2020, 16(1): 130-142.
[13]	Sandeep Dhariwal and Ravi Trivedi. Design and Analysis of Power and Area Efficient Novel Concurrent Cellular Automation Logic Block Observer BIST Structure [J]. Int J Performability Eng, 2020, 16(1): 19-26.
[14]	You Zhou, Lecheng Sun, Xu Zhou, Milan Parmar, and Liupu Wang. An Improved Genetic Algorithm to Optimize Vehicle Scheduling for Relief Efforts [J]. Int J Performability Eng, 2019, 15(9): 2356-2363.
[15]	Huaiguang Wu, Yongsheng Shi, Shenyi Qian, Hongwei Tao, and Jiangtao Ma. Application of Improved Feature Pre-processing Method in Prevention and Control of Electricity Charge Risk [J]. Int J Performability Eng, 2019, 15(9): 2453-2461.