Design and Analysis of Power and Area Efficient Novel Concurrent Cellular Automation Logic Block Observer BIST Structure

doi:10.23940/ijpe.20.01.p3.1926

Abstract

Abstract:

This paper presents a novel architecture named as Concurrent Cellular Automation Logic Block Observer (CCALBO) BIST structure. This technique is a combined result from the designs of CBILBO (Concurrent Built In Logic Block Observer) and CALBO (Cellular Automation Logic Block Observer). Architecture of designing the CCALBO cell and its fault masking probability with inclusion in a combination and sequential CUT has been considered. Vedic Multiplier and Multiply & Accumulate Unit (MAC) are used as circuit under test (CUT). CCALBO-based BIST is compared with most competitive technique CBILBO-based BIST. Major parameters such as power and area have been considered. Compared to CBILBO technique, CCALBO-based BIST has presented significant dynamic power reduction using Vedic multiplier and MAC unit as circuit under test (CUT). It has been observed that area also gets reduced in the novel CCALBO design, because parallel in parallel out (PIPO) registers are used to generate scan chains in test logic. CCALBO-based BIST has been found to achieve fault coverage of 100% in lesser duration as compared to CBILBO. Overall, CCALBO is better over CBILBO in the major aspects of area and low power dissipation and more reliable with respect to testing.

Key words: BILBO, BIST, CALBO, CBILBO, CAR, CCALBO, MAC, Vedic multiplier

Sandeep Dhariwal and Ravi Trivedi. Design and Analysis of Power and Area Efficient Novel Concurrent Cellular Automation Logic Block Observer BIST Structure [J]. Int J Performability Eng, 2020, 16(1): 19-26.

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

Figures/Tables 18

Rule 90 : x j t + 1 = x j - 1 t + x j + 1 t

(1)

Rule 150 : x j t + 1 = x j - 1 t + x j t + x j + 1 t

(2)

Figure 1.

Figure 2.

Figure 3.

Figure 5.

P CCALBO = 2 m - 1 - 1 2 m + n - 1 - 1 × 100 %

(3)

Figure 6.

P CCALBO = 2 m - 1 - 1 2 m + n - 1 - 1 × 100 % = 1 2 n × 100 %

(4)

Figure 7.

Figure 8.

Figure 9.

Table 1

Table 2

Figure 10.

Figure 11.

Table 3

Table 4

References 12.

1.	A. Fatima and S. M. Waseem, “Cellular Automata based Built-In-Self Test implementation for Star Topology NoC,” inProceedings of 11th International Conference on Intelligent Systems and Control (ISCO), pp. 45-48, Coimbatore India, 2017
2.	S. M.Waseem and A. Fatima, “Test Scheduling with Built in Logic Block Observer for NoC Architecture,” inProceedings of International Conference on Innovative Mechanisms for Industry Applications (ICIMIA 2017), pp. 14-17, Bengaluru India, 2017
3.	L. T.Wang and E. J. McCluskey, “Concurrent Built-in Logic Block Observer (CBILBO),” inProceedings of International Symposium on Circuits and Systems, pp. 1054-1057, May 1986
4.	L. T.Wang and S. Mourad, “SST: Scan Self-Test for Sequential Machines,” IEE Proceedings E - Computers and Digital Techniques, Vol. 136, No. 6, pp. 569-574, November 1989
5.	A. Latoui and F. Djahli, “An Optical BILBO for Online Testing of Embedded Systems,” IEEE Design and Test, Vol. 30, No. 3, pp. 34-48, March 2013
6.	C. E. Stroud, “A Designer's Guide to Built-In Self-Test,” Frontiers in Electronic Testing Edition 19, Springer US, 2002
7.	L. Gao, Y. Zhang,J. Zhao, “BIST using Cellular Automata as Test Pattern Generator and Response Compaction,” in IEEE Proceedings of 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet 2012), pp. 200-203, Three Gorges, China, April 21-23, 2012
8.	S. M.Waseem and A. Fatima, “Cellular Automata Logic Block Observer based Testing for Network-on-Chip Architecture,” in Proceedings of 2nd International Conference on Intelligent Computing and Information and Communication (ICIC), Advances in Intelligent Systems and Computing, springer nature book series, pp. 19-26, Singapore 2018
9.	P. D. Hortensius, R. D.McLeod, and H. C. Card, “Cellular Automata-based Signature Analysis for Built-in Self-Test,” IEEE Transactions on Computers, Vol. 39, No. 10, pp. 1273-1283, October 1990
10.	P. D. Hortensius, R. D.McLeod, and B. W. Podaima, “Cellular Automata Circuits for Built-in Self-Test,” IBM Journal of Research and Development, Vol. 34, No. 2-3, pp. 389-405, March 1990
11.	K. Paldurai, K. Hariharan, G. C. Karthikeyan,K. Lakshmanan, “Implementation of MAC using Area Efficient and Reduced Delay Vedic Multiplier Targeted at FPGA Architectures,” in IEEE Proceedings of International Conference on Communication and Network Technologies, pp. 238-242, Sivakasi (India), December 18-19, 2014
12.	S. Akhter, “VHDL Implementation of Fast NxN Multiplier based on Vedic Mathematic,” inProceedings of the 18th European Conference on Circuit Theory and Design (ECCTD '07), pp. 472-475, Seville, Spain, August 2007

BIST structure	Vedic multiplier (VM) BIST	Vedic multiplier (VM)	Test logic
CCALBO	1715390nW	976890nW	64600nW
CBILBO	3167100nW	2341680nW	131900nW

BIST structure	MAC BIST	Vedic multiplier (VM)	Carry skip adder	Test logic
CCALBO	121900nW	4390nW	10110nW	6100nW
CBILBO	359300nW	205699nW	62900nW	46650nW

BIST structure	Vedic multiplier (VM) BIST	Vedic multiplier (VM)	Test logic
CCALBO	1534	1079	410
CBILBO	1400	11040	91

BIST structure	MAC BIST	Vedic multiplier (VM)	Carry skip adder	Test logic
CCALBO	1370	888	87	60
CBILBO	1411	1049	145	78

[1]	Ashu Mehta, Navdeep Kaur, and Amandeep Kaur. A Review of Software Fault Prediction Techniques in Class Imbalance Scenarios [J]. Int J Performability Eng, 2025, 21(3): 123-130.
[2]	Vikas, Charu Wahi, Bharat Bhushan Sagar, and Manisha Manjul. Trust Management in WSN using ML for Detection of DDoS Attacks [J]. Int J Performability Eng, 2025, 21(3): 157-167.
[3]	Sonia Sharma and Rajendra Kumar Bharti. Intelligent Job Allocation and Adaptive Migration in Cloud Environments using a Dynamic Dual-Threshold Strategy [J]. Int J Performability Eng, 2025, 21(3): 168-177.
[4]	Arpna Saxena and Sangeeta Mittal. CluSHAPify: Synergizing Clustering and SHAP Value Interpretations for Improved Reconnaissance Attack Detection in IIoT Networks [J]. Int J Performability Eng, 2025, 21(1): 36-47.
[5]	Seema Kalonia and Amrita Upadhyay. Comparative Analysis of Machine Learning Model and PSO Optimized CNN-RNN for Software Fault Prediction [J]. Int J Performability Eng, 2025, 21(1): 48-55.
[6]	Vikas Kumar, Charu Wahi, Bharat Bhushan Sagar, and Manisha Manjul. Ensemble Learning Based Intrusion Detection for Wireless Sensor Network Environment [J]. Int J Performability Eng, 2024, 20(9): 541-551.
[7]	Kalyani H. Deshmukh, Gajendra R. Bamnote, and Pratik K Agrawal. A Novel Approach for Drought Monitoring and Evaluation using Time Series Analysis and Deep Learning [J]. Int J Performability Eng, 2024, 20(8): 498-509.
[8]	Saurabh Saxena, and Chetna Gupta. Optimizing Bug Resolution: A Data-Driven Developer Recommendation System [J]. Int J Performability Eng, 2024, 20(8): 510-519.
[9]	Lakshya Vaswani, Sai Sri Harsha, Subham Jaiswal, and Aju D. Unravelling Complexity: Investigating the Effectiveness of SHAP Algorithm for Improving Explainability in Network Intrusion System Across Machine and Deep Learning Models [J]. Int J Performability Eng, 2024, 20(7): 421-431.
[10]	Meenakshi Chawla and Meenakshi Pareek. A Hybrid Deep Learning Perspective for Software Effort Estimation [J]. Int J Performability Eng, 2024, 20(7): 442-450.
[11]	Ajeet Kumar Sharma and Rakesh Kumar. IoT Malware Detection and Dynamic Analysis of MQTT Simulated Network [J]. Int J Performability Eng, 2024, 20(7): 451-459.
[12]	Abhishek Gupta and Jaspreet Singh. Data-Driven Security Framework for VANET using Firefly and ANN [J]. Int J Performability Eng, 2024, 20(6): 344-354.
[13]	Zhiyang Zhang, Yonghua Li, Dongxu Zhang, Yuhan Tang, and Qing Xia. Reliability Evaluation of Flat Car Underframe based on GSA-BP Neural Network and Probability Box [J]. Int J Performability Eng, 2024, 20(6): 400-411.
[14]	Vikas Verma, Arun Malik, and Isha Batra. Analyzing and Classifying Malware Types on Windows Platform using an Ensemble Machine Learning Approach [J]. Int J Performability Eng, 2024, 20(5): 312-318.
[15]	Harshita Batra and Leema Nelson. ESD: E-mail Spam Detection using Cybersecurity-Driven Header Analysis and Machine Learning based Content Analysis [J]. Int J Performability Eng, 2024, 20(4): 205-213.