Implementation of Normal Urdhva Tiryakbhayam Multiplier in VLSI
V. Nandhini and K. Sambath
Int J Performability Eng . 2021, (6): 511 -518 .  DOI: 10.23940/ijpe.21.06.p3.511518