Low Power Full Adders based on Proposed Hybrid and GDI Designs: A Novel Approach

doi:10.23940/ijpe.23.03.p2.167174

Abstract

Abstract: This research article provides proposed designs of hybrid and GDI-based full adders with better performance parameters, such as power dissipation, propagation delay, and power delay product. Performance analysis of the existing designs and proposed designs are carried out for one-bit full adder using industry standard Cadence tool, Virtuoso at 45nm with a 1V supply. Based on the survey of performance, the best existing full adder designs are taken into consideration. These existing designs are based on GDI and hybrid techniques. The simulation results show that the proposed design performs better in terms of power dissipation and delay. The GDI-based proposed full adder exhibits less power dissipation compared to the existing GDI full adder. On the other hand, the hybrid-based proposed full adder also exhibits less power dissipation compared to the existing hybrid full adder. Among these two proposed techniques, the hybrid technique is much better in terms of power consumption, and the delay is less compared to existing designs. Therefore, these proposed designs can be considered for power efficient ALUs and processors.

Key words: full adder (FA), transmission gate, pass transistor, GDI, low transistor count, ALU, hybrid

Anubhav Anand, Satyam Singh, Sandeep Dhariwal, Reeba Korah, and Gaurav Kumar. Low Power Full Adders based on Proposed Hybrid and GDI Designs: A Novel Approach [J]. Int J Performability Eng, 2023, 19(3): 167-174.

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

References

1. Frustaci F., Lanuzza M., Zicari P., Perri S., andCorsonello P.Designing high-speed adders in power-constrained environments. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 2, pp.172-176, 2009.
2. Pal, A, 2014. Low-power VLSI circuits and systems. Springer.
3. Mohanty B.K.Efficient fixed-width adder-tree design. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 2, pp.292-296, 2018.
4. Purohit, S. and Margala, M.Investigating the impact of logic and circuit implementation on full adder performance. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 7, pp.1327-1331, 2011
5. Zimmermann, R. and Fichtner, W.Low-power logic styles: CMOS versus pass-transistor logic. IEEE journal of solid-state circuits, vol. 32, no. 7, pp.1079-1090, 1997
6. Jiang Y.,Al-Sheraidah, A., Wang, Y., Sha, E. and Chung, J.G. A novel multiplexer-based low-power full adder. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, no. 7, pp. 345-348, 2004
7. Harris, D. and Weste, N.Cmos vlsi design. ed: Pearson Education, Inc, 2010.
8. Maeen, M., Foroutan, V. and Navi, K.On the design of low power 1-bit full adder cell. IEICE Electronics Express, vol. 6, no. 16, pp.1148-1154, 2009
9. Rabaey, J.M., Chandrakasan, A.P. and Nikolic, B.Digital integrated circuits, Englewood Cliffs: Prentice hall, vol. 2, 2002.
10. Lee, P.M., Hsu, C.H. and Hung, Y.H. Novel 10-T full adders realized by GDI structure. In2007 International Symposium on Integrated Circuits, IEEE, pp. 115-118, 2007
11. Hasan M., Hossein M.J., Hossain M., Zaman H.U. and Islam S.Design of a scalable low-power 1-bit hybrid full adder for fast computation. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 8, pp. 1464-1468, 2019
12. Shams, A.M., Darwish, T.K. and Bayoumi, M.A.Performance analysis of low-power 1-bit CMOS full adder cells. IEEE transactions on very large scale integration (VLSI) systems, vol. 10, no. 1, pp.20-29, 2002.
13. Alioto M.,Di Cataldo, G. and Palumbo, G. Mixed full adder topologies for high-performance low-power arithmetic circuits. Microelectronics Journal, vol. 38, no. 1, pp.130-139, 2007
14. Aguirre-Hernandez, M. and Linares-Aranda, M. CMOS full-adders for energy-efficient arithmetic applications. IEEE transactions on very large scale integration (VLSI) systems, vol. 19, no. 4, pp.718-721, 2010
15. Vesterbacka, M. A 14-transistor CMOS full adder with full voltage-swing nodes. In1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No. 99TH8461), IEEE, pp. 713-722, 1999.
16. Chang, C.H., Gu, J.M. and Zhang, M.A review of 0.18-µm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr.(VLSI) System., vol. 13, no. 6, pp. 686-695, 2005.
17. Goel, S., Kumar, A. and Bayoumi, M.A.Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 12, pp. 1309-1321, 2006
18. Shams, A.M. and Bayoumi, M.A.A novel high-performance CMOS 1-bit full-adder cell. IEEE Transactions on circuits and systems II: Analog and digital signal processing, vol. 47, no. 5, pp. 478-481, 2000.
19. T. L. Floyd, Digital Fundamentals, Pearson, New York, 11th ed, 2015.
20. Nafeez V., Swamy R. and Sunil M.P., A Novel 3T XOR Gate Design for an Ultra-Low Power Application using 45nm Technology. In2016 International Conference on Innovations ininformation Embedded and Communication Systems (ICIIECS'16).

[1]	Amanpreet Kaur and Archana Mantri. Evaluating the Impact of Hybridization of Vision and Sensor-Based Tracking on the Accuracy and Robustness of Virtual Reality-Based Shooting Tutor for Defense Training [J]. Int J Performability Eng, 2023, 19(9): 559-567.
[2]	Kshitij Kumar Sinha, Manoj Mathur, and Arun Sharma. Suitability Index Prediction for Residential Apartments Through Machine Learning [J]. Int J Performability Eng, 2023, 19(7): 434-442.
[3]	Kavita Pandey and Shikha Jain. A Secured and Privacy Preserved VANET Communication using Blockchain [J]. Int J Performability Eng, 2023, 19(6): 417-424.
[4]	Samiya Bouarroudj and Zizette Boufaida. An ILP Approach to Learn MKNF+ Rules for Fault Diagnosis [J]. Int J Performability Eng, 2023, 19(4): 242-251.
[5]	Namrata Sukhija, Rashmi Priya, Vaishali Arya, Neha Kohli, and Ashima Arya. Hybrid Ensemble Stacking Model for Gauging English Transcript Readability [J]. Int J Performability Eng, 2023, 19(11): 719-727.
[6]	Priyanshu Verma, Ishan Sharma, Sonia Deshmukh, and Rohit Vashisht. Customer Churn Analysis using Spark and Hadoop [J]. Int J Performability Eng, 2023, 19(10): 663-675.
[7]	Sandhya Alagarsamy and Visumathi James. RNN LSTM-based Deep Hybrid Learning Model for Text Classification using Machine Learning Variant XGBoost [J]. Int J Performability Eng, 2022, 18(8): 545-551.
[8]	Yu-Lun Chao, Yi-Kuei Lin, and Cheng-Ta Yeh. AMC-Based Algorithm for Network Reliability Evaluation of a Manufacturing System with Scrapping and Rework [J]. Int J Performability Eng, 2022, 18(4): 231-240.
[9]	Lei Su, Fan Yang, Yu Shen, and Zhichun Yang. Novel Hybrid Decision Model for Electrical Fire Risk Evaluation of High-Rise Buildings based on Asymmetric Proximity [J]. Int J Performability Eng, 2022, 18(4): 263-274.
[10]	S. Guru Prasad, M. K. Badrinarayanan, and V. Ceronmani Sharmila. Efficacy and Security Effectiveness: Key Parameters in Evaluation of Network Security [J]. Int J Performability Eng, 2022, 18(4): 282-288.
[11]	Zhihong Liang, Na Du, Yuxiang Huang, Kai Liu, and Zhichang Guo. Performance Improvement Scheme of Blockchain Consensus for Supply Chain [J]. Int J Performability Eng, 2022, 18(3): 158-166.
[12]	Sandeep Dhariwal, Reeba Korah, Ravi Shankar Mishra, and Gaurav Kumar. Hybrid GDI PTL Full Adder: A Proposed Design for Low Power Applications [J]. Int J Performability Eng, 2022, 18(1): 22-29.
[13]	S. Anbazhagan and Bhuvaneswari Ramachandran. Ameliorating Vertically Bundled Electricity Price Prediction Exclusively from ICMLP Network [J]. Int J Performability Eng, 2021, 17(4): 364-370.
[14]	Run Luo, Song Huang, Hao Chen, and MingYu Chen. Code Confusion in White Box Crowdsourced Software Testing [J]. Int J Performability Eng, 2021, 17(3): 276-288.
[15]	Smriti Sehgal, Laxmi Ahuja, and M. Hima Bindu. Image Compression using PSO-ALO Hybrid Metaheuristic Technique [J]. Int J Performability Eng, 2021, 17(12): 998-1004.