Design and Analysis of Power and Area Efficient Novel Concurrent Cellular Automation Logic Block Observer BIST Structure

doi:10.23940/ijpe.20.01.p3.1926

Abstract

Abstract:

This paper presents a novel architecture named as Concurrent Cellular Automation Logic Block Observer (CCALBO) BIST structure. This technique is a combined result from the designs of CBILBO (Concurrent Built In Logic Block Observer) and CALBO (Cellular Automation Logic Block Observer). Architecture of designing the CCALBO cell and its fault masking probability with inclusion in a combination and sequential CUT has been considered. Vedic Multiplier and Multiply & Accumulate Unit (MAC) are used as circuit under test (CUT). CCALBO-based BIST is compared with most competitive technique CBILBO-based BIST. Major parameters such as power and area have been considered. Compared to CBILBO technique, CCALBO-based BIST has presented significant dynamic power reduction using Vedic multiplier and MAC unit as circuit under test (CUT). It has been observed that area also gets reduced in the novel CCALBO design, because parallel in parallel out (PIPO) registers are used to generate scan chains in test logic. CCALBO-based BIST has been found to achieve fault coverage of 100% in lesser duration as compared to CBILBO. Overall, CCALBO is better over CBILBO in the major aspects of area and low power dissipation and more reliable with respect to testing.

Key words: BILBO, BIST, CALBO, CBILBO, CAR, CCALBO, MAC, Vedic multiplier

Sandeep Dhariwal and Ravi Trivedi. Design and Analysis of Power and Area Efficient Novel Concurrent Cellular Automation Logic Block Observer BIST Structure [J]. Int J Performability Eng, 2020, 16(1): 19-26.

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

Figures/Tables 18

Rule 90 : x j t + 1 = x j - 1 t + x j + 1 t

(1)

Rule 150 : x j t + 1 = x j - 1 t + x j t + x j + 1 t

(2)

Figure 1.

Figure 2.

Figure 3.

Figure 5.

P CCALBO = 2 m - 1 - 1 2 m + n - 1 - 1 × 100 %

(3)

Figure 6.

P CCALBO = 2 m - 1 - 1 2 m + n - 1 - 1 × 100 % = 1 2 n × 100 %

(4)

Figure 7.

Figure 8.

Figure 9.

Table 1

Table 2

Figure 10.

Figure 11.

Table 3

Table 4

References 12.

1.	A. Fatima and S. M. Waseem, “Cellular Automata based Built-In-Self Test implementation for Star Topology NoC,” inProceedings of 11th International Conference on Intelligent Systems and Control (ISCO), pp. 45-48, Coimbatore India, 2017
2.	S. M.Waseem and A. Fatima, “Test Scheduling with Built in Logic Block Observer for NoC Architecture,” inProceedings of International Conference on Innovative Mechanisms for Industry Applications (ICIMIA 2017), pp. 14-17, Bengaluru India, 2017
3.	L. T.Wang and E. J. McCluskey, “Concurrent Built-in Logic Block Observer (CBILBO),” inProceedings of International Symposium on Circuits and Systems, pp. 1054-1057, May 1986
4.	L. T.Wang and S. Mourad, “SST: Scan Self-Test for Sequential Machines,” IEE Proceedings E - Computers and Digital Techniques, Vol. 136, No. 6, pp. 569-574, November 1989
5.	A. Latoui and F. Djahli, “An Optical BILBO for Online Testing of Embedded Systems,” IEEE Design and Test, Vol. 30, No. 3, pp. 34-48, March 2013
6.	C. E. Stroud, “A Designer's Guide to Built-In Self-Test,” Frontiers in Electronic Testing Edition 19, Springer US, 2002
7.	L. Gao, Y. Zhang,J. Zhao, “BIST using Cellular Automata as Test Pattern Generator and Response Compaction,” in IEEE Proceedings of 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet 2012), pp. 200-203, Three Gorges, China, April 21-23, 2012
8.	S. M.Waseem and A. Fatima, “Cellular Automata Logic Block Observer based Testing for Network-on-Chip Architecture,” in Proceedings of 2nd International Conference on Intelligent Computing and Information and Communication (ICIC), Advances in Intelligent Systems and Computing, springer nature book series, pp. 19-26, Singapore 2018
9.	P. D. Hortensius, R. D.McLeod, and H. C. Card, “Cellular Automata-based Signature Analysis for Built-in Self-Test,” IEEE Transactions on Computers, Vol. 39, No. 10, pp. 1273-1283, October 1990
10.	P. D. Hortensius, R. D.McLeod, and B. W. Podaima, “Cellular Automata Circuits for Built-in Self-Test,” IBM Journal of Research and Development, Vol. 34, No. 2-3, pp. 389-405, March 1990
11.	K. Paldurai, K. Hariharan, G. C. Karthikeyan,K. Lakshmanan, “Implementation of MAC using Area Efficient and Reduced Delay Vedic Multiplier Targeted at FPGA Architectures,” in IEEE Proceedings of International Conference on Communication and Network Technologies, pp. 238-242, Sivakasi (India), December 18-19, 2014
12.	S. Akhter, “VHDL Implementation of Fast NxN Multiplier based on Vedic Mathematic,” inProceedings of the 18th European Conference on Circuit Theory and Design (ECCTD '07), pp. 472-475, Seville, Spain, August 2007

BIST structure	Vedic multiplier (VM) BIST	Vedic multiplier (VM)	Test logic
CCALBO	1715390nW	976890nW	64600nW
CBILBO	3167100nW	2341680nW	131900nW

BIST structure	MAC BIST	Vedic multiplier (VM)	Carry skip adder	Test logic
CCALBO	121900nW	4390nW	10110nW	6100nW
CBILBO	359300nW	205699nW	62900nW	46650nW

BIST structure	Vedic multiplier (VM) BIST	Vedic multiplier (VM)	Test logic
CCALBO	1534	1079	410
CBILBO	1400	11040	91

BIST structure	MAC BIST	Vedic multiplier (VM)	Carry skip adder	Test logic
CCALBO	1370	888	87	60
CBILBO	1411	1049	145	78

[1]	Sanjay Razdan, Himanshu Gupta, and Ashish Seth. D-SVM: A Deep Support Vector Machine Model with Different Kernel Types for Improved Intrusion Detection Performance [J]. Int J Performability Eng, 2023, 19(9): 598-606.
[2]	C. Rohith Bhat and Madhusundar Nelson. Artificial Intelligence Based Credit Card Fraud Detection for Online Transactions Optimized with Sparrow Search Algorithm [J]. Int J Performability Eng, 2023, 19(9): 624-632.
[3]	Savita Khurana, Gaurav Sharma, and Bhawna Sharma. Hybrid Machine Learning Model for Load Prediction in Cloud Environment [J]. Int J Performability Eng, 2023, 19(8): 507-515.
[4]	K. Eswara Rao, Bala Murali Pydi, T. Panduranga Vital, P. Annan Naidu, U. D. Prasann, and T. Ravikumar. An Advanced Machine Learning Approach for Student Placement Prediction and Analysis [J]. Int J Performability Eng, 2023, 19(8): 536-546.
[5]	Babaljeet Kaur and Shalli Rani. Are the Customers Receiving Exact Recommendations from the E-Commerce Companies? Towards the Identification of Gray Sheep Users Using Personality Parameters [J]. Int J Performability Eng, 2023, 19(7): 425-433.
[6]	Kshitij Kumar Sinha, Manoj Mathur, and Arun Sharma. Suitability Index Prediction for Residential Apartments Through Machine Learning [J]. Int J Performability Eng, 2023, 19(7): 434-442.
[7]	Manpreet Kaur and Shalli Rani. Recommender System: Towards Identification of Shilling Attacks in Rating System Using Machine Learning Algorithms [J]. Int J Performability Eng, 2023, 19(7): 443-451.
[8]	Srishti Bhugra and Puneet Goswami. Exploratory Review of Machine Learning-Based Software Component Reusability Prediction [J]. Int J Performability Eng, 2023, 19(7): 452-461.
[9]	Harsha Gaikwad, Sanil Gandhi, Arvind Kiwelekar, and Manjushree Laddha. Analyzing Brain Signals for Predicting Students’ Understanding of Online Learning: A Machine Learning Approach [J]. Int J Performability Eng, 2023, 19(7): 462-470.
[10]	Rakesh Kumar, Sunny Arora, Ashima Arya, Neha Kohli, Vaishali Arya, and Ekta Singh. Ensemble Learning for Appraising English Text Readability using Gompertz Function [J]. Int J Performability Eng, 2023, 19(6): 388-396.
[11]	Pranshu Kumar Soni and Leema Nelson. PCP: Profit-Driven Churn Prediction using Machine Learning Techniques in Banking Sector [J]. Int J Performability Eng, 2023, 19(5): 303-311.
[12]	Ramneet Kaur, Deepali Gupta, and Mani Madhukar. Learner-Centric Hybrid Filtering-Based Recommender System for Massive Open Online Courses [J]. Int J Performability Eng, 2023, 19(5): 324-333.
[13]	Mahima Yadav and Ishan Kumar. Image Processing-Based Transliteration from Hindi to English [J]. Int J Performability Eng, 2023, 19(5): 334-341.
[14]	Harshita Batra and Leema Nelson. DCADS: Data-Driven Computer Aided Diagnostic System using Machine Learning Techniques for Polycystic Ovary Syndrome [J]. Int J Performability Eng, 2023, 19(3): 193-202.
[15]	Shobhanam Krishna and Sumati Sidharth. AI-Powered Workforce Analytics: Maximizing Business and Employee Success through Predictive Attrition Modelling [J]. Int J Performability Eng, 2023, 19(3): 203-215.